Probabilistic Computer Reaches One Million P-Bits With Synchronous Design

Researchers at Northwestern and UC Santa Barbara have scaled a probabilistic computer to one million p-bits—a unit measuring the system's processing capacity—using a synchronous architecture. Though harder to engineer than alternatives, the synchronous design integrates naturally into existing digital workflows and allows software reconfiguration for different tasks, moving the technology toward general-purpose utility rather than fixed single-purpose hardware.